Sundance SMT942 Instrukcja Użytkownika

Przeglądaj online lub pobierz Instrukcja Użytkownika dla Ekwipunek Sundance SMT942. Sundance SMT942 User Manual Instrukcja obsługi

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 55
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 0
Sundance Multiprocessor Technology Limited
User Manual
Form : QCF42
Date : 11 February 2009
User Manual SMT942 Last Edited: 23/08/2011 17:25:00
Unit / Module Description:
Quad DAC SLB Module
Unit / Module Number:
SMT942
Document Issue Number:
1
Issue Date:
Original Author:
PhSR
User Manual
for
SMT942
Sundance Multiprocessor Technology Ltd, Chiltern House,
Waterside, Chesham, Bucks. HP5 1PS.
This document is the property of Sundance and may not be copied
nor communicated to a third party without prior written
permission.
© Sundance Multiprocessor Technology Limited 2009
Przeglądanie stron 0
1 2 3 4 5 6 ... 54 55

Podsumowanie treści

Strona 1 - User Manual

Sundance Multiprocessor Technology Limited User Manual Form : QCF42 Date : 11 February 2009 User Manual SMT942 Last Edited: 23/08/2011 17:25:00 U

Strona 2 - Revision History

User Manual SMT942 Last Edited: 23/08/2011 17:25:00 3 Functional Description 3.1 Block Diagram SLB Base Module (In this case SMT351T)SMT942 (SL

Strona 3 - Table of Contents

User Manual SMT942 Page 11 of 55 Last Edited: 23/08/2011 17:25:00 3.2.1 D/A converters The main characteristics of the SMT942 are gathered into the

Strona 4

User Manual SMT942 Page 12 of 55 Last Edited: 23/08/2011 17:25:00 Input Voltage Level 1.5-3.3 Volts peak-to-peak. Format DC-coupled and Single-ended

Strona 5

User Manual SMT942 Page 13 of 55 Last Edited: 23/08/2011 17:25:00 3.4.1.2 Reading and Writing Registers Control packets are sent to the SMT94

Strona 6 - Precautions

User Manual SMT942 Page 14 of 55 Last Edited: 23/08/2011 17:25:00 0x3E DACab Register 0xE. Read-back (FPGA Register) DACab Register 0xE. DACcd Secti

Strona 7

User Manual SMT942 Page 15 of 55 Last Edited: 23/08/2011 17:25:00 Setting Bit 7 Description chcd trigger selection 0 0 Trigger from control register

Strona 8 - 1 Related Documents

User Manual SMT942 Page 16 of 55 Last Edited: 23/08/2011 17:25:00 Byte Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 1 Output0 (DAC chc&d clk1

Strona 9 - 2.2 Definitions

User Manual SMT942 Page 17 of 55 Last Edited: 23/08/2011 17:25:00 Default ‘100000’ ‘0’ ‘0’ 0 Output Divider Ratio DAC chc&d clk1 and clk2 Coarse

Strona 10 - 3 Functional Description

User Manual SMT942 Page 18 of 55 Last Edited: 23/08/2011 17:25:00 Clock Register 5 0x15 Byte Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 1 Ou

Strona 11

User Manual SMT942 Page 19 of 55 Last Edited: 23/08/2011 17:25:00 0 ‘00’ No current output reduction 1 ‘01’ 20% output current reduction 2 ‘10’ 30%

Strona 12 - 3.4 FPGA Design

User Manual SMT942 Page 2 of 55 Last Edited: 23/08/2011 17:25:00 Revision History Issue Changes Made Date Initials 1 Original document 13/11/2009

Strona 13 - 3.4.1.3 Memory Map

User Manual SMT942 Page 20 of 55 Last Edited: 23/08/2011 17:25:00 Default ‘0000’ ‘0011’ Reset Register 8 0x18 Setting Bit 8 Description HOLD_O

Strona 14 - Register Descriptions

User Manual SMT942 Page 21 of 55 Last Edited: 23/08/2011 17:25:00 1 Reserved Reserved Default ‘000000’ ‘00’ 0 Reserved BIAS_DIV45 Reserved Default ‘

Strona 15

User Manual SMT942 Page 22 of 55 Last Edited: 23/08/2011 17:25:00 0 ‘0’ Normal mode of operation 1 ‘1’ FB Divider can be started with external REF_S

Strona 16

User Manual SMT942 Page 23 of 55 Last Edited: 23/08/2011 17:25:00 Default ‘01101000’ 0 Reserved Default ‘00000000’ CLOCK Register 10 0x20. Cloc

Strona 17

User Manual SMT942 Page 24 of 55 Last Edited: 23/08/2011 17:25:00 Setting Bit 9:8 Description Hold function reactivates after a number of referenc

Strona 18 - CLOCK Register 6 0x16

User Manual SMT942 Page 25 of 55 Last Edited: 23/08/2011 17:25:00 2 ‘10’ 30% current reduction CLOCK Register 14 0x24. Clock Register 14 0x24

Strona 19

User Manual SMT942 Page 26 of 55 Last Edited: 23/08/2011 17:25:00 Default ‘0’ ‘0’ ‘0’ ‘0’ ‘1011’ Reset Register 16 0x26 Setting Bit 4 Descriptio

Strona 20

User Manual SMT942 Page 27 of 55 Last Edited: 23/08/2011 17:25:00 0 ‘0’ VCXO selected 1 ‘1’ External clock selected Setting Bit 10 Description RES

Strona 21

User Manual SMT942 Page 28 of 55 Last Edited: 23/08/2011 17:25:00 1 Setting Bit 12 Description nRESET_nHOLD 0 1 DAC Status DAC Chab Regi

Strona 22

User Manual SMT942 Page 29 of 55 Last Edited: 23/08/2011 17:25:00 Setting Bit 2 Description synchr_clkin 0 0 Synchronous mode off. 1 1 Synchronous

Strona 23

User Manual SMT942 Page 3 of 55 Last Edited: 23/08/2011 17:25:00 Table of Contents 1 Introduction ...

Strona 24 - CLOCK Register 13 0x23

User Manual SMT942 Page 30 of 55 Last Edited: 23/08/2011 17:25:00 2 10 2ns delay. 3 11 3ns delay. Setting Bit 7:6 Description diffclk_dly 0 00 0ns

Strona 25

User Manual SMT942 Page 31 of 55 Last Edited: 23/08/2011 17:25:00 1 1 Adds 6dbs to the mixer gain output. Setting Bit 2 Description clkdiv shift 0

Strona 26 - CLOCK Register 17 0x27

User Manual SMT942 Page 32 of 55 Last Edited: 23/08/2011 17:25:00 0 Phase add [15:8] Default ‘00000000 DAC Chab Register 4 0x34 Setting Bit 15:0

Strona 27

User Manual SMT942 Page 33 of 55 Last Edited: 23/08/2011 17:25:00 DAC Chab Register 7 0x37 Byte Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 1

Strona 28

User Manual SMT942 Page 34 of 55 Last Edited: 23/08/2011 17:25:00 DAC Chab Register 9 0x39 Setting Bit 7:3 Description QMC offset b[12:8] 0 0

Strona 29 - DAC Chab Register 1 0x31

User Manual SMT942 Page 35 of 55 Last Edited: 23/08/2011 17:25:00 DAC Chab Register B 0x3B. DAC Chab Register B 0x3B Byte Bit 7 Bit 6 Bit 5 Bi

Strona 30

User Manual SMT942 Page 36 of 55 Last Edited: 23/08/2011 17:25:00 Setting Bit 12 Description sleepa 0 ‘0’ DACA not in sleep mode. 1 ‘1’ DACA in slee

Strona 31

User Manual SMT942 Page 37 of 55 Last Edited: 23/08/2011 17:25:00 0 DACA Output current scale. DAC Chab Register E 0x3E. DAC Chab Register E

Strona 32

User Manual SMT942 Page 38 of 55 Last Edited: 23/08/2011 17:25:00 DAC Chab Register 0 0x40. DAC Chab Register 0 0x40 Byte Bit 7 Bit 6 Bit 5 Bi

Strona 33

User Manual SMT942 Page 39 of 55 Last Edited: 23/08/2011 17:25:00 Setting Bit 13 Description clk1c_in_ena 0 0 Pin used as PLL_LOCK status output.

Strona 34

User Manual SMT942 Page 4 of 55 Last Edited: 23/08/2011 17:25:00 CLOCK Register 12 – 0x22. ...

Strona 35

User Manual SMT942 Page 40 of 55 Last Edited: 23/08/2011 17:25:00 1 1 1 clock cycles 2 2 2 clock cycles 3 3 3 clock cycles Setting Bit 15 Descriptio

Strona 36

User Manual SMT942 Page 41 of 55 Last Edited: 23/08/2011 17:25:00 DAC Chab Register 3 0x43. DAC Chab Register 3 0x43 Byte Bit 7 Bit 6 Bit 5 Bi

Strona 37

User Manual SMT942 Page 42 of 55 Last Edited: 23/08/2011 17:25:00 0 0 Setting Bit 15:8 Description QMC gain a[7:0] 0 0 DAC Chab Register 6 0x

Strona 38 - DAC Chab Register 0 0x40

User Manual SMT942 Page 43 of 55 Last Edited: 23/08/2011 17:25:00 DAC Chab Register 8 0x48. DAC Chab Register 8 0x48 Byte Bit 7 Bit 6 Bit 5 Bi

Strona 39 - DAC Chab Register 1 0x41

User Manual SMT942 Page 44 of 55 Last Edited: 23/08/2011 17:25:00 DAC Chab Register A 0x4A Setting Bit 7:0 Description Ser_dac_data[7:0] 0 0 Se

Strona 40

User Manual SMT942 Page 45 of 55 Last Edited: 23/08/2011 17:25:00 DAC Chab Register C 0x4C. DAC Chab Register C 0x4C Byte Bit 7 Bit 6 Bit 5 Bi

Strona 41

User Manual SMT942 Page 46 of 55 Last Edited: 23/08/2011 17:25:00 0 Coarse_daca Coarse_dacb Default ‘1111’ ‘1111 DAC Chab Register D 0x4D Setti

Strona 42

User Manual SMT942 Page 47 of 55 Last Edited: 23/08/2011 17:25:00 3 ‘111’ n value=8. Setting Bit 7:3 Description - pll_m 0 ‘00000’ m value=1. 1 ‘000

Strona 43

User Manual SMT942 Page 48 of 55 Last Edited: 23/08/2011 17:25:00

Strona 44

User Manual SMT942 Page 49 of 55 Last Edited: 23/08/2011 17:25:00 4.2 Location on the board Figure 6 - Connectors

Strona 45

User Manual SMT942 Page 5 of 55 Last Edited: 23/08/2011 17:25:00 6 Pinout ...

Strona 46

User Manual SMT942 Page 50 of 55 Last Edited: 23/08/2011 17:25:00 5 Footprint 5.1 Top View 5.2 Bottom View

Strona 47 - 4 Connectors

User Manual SMT942 Last Edited: 23/08/2011 17:25:00 6 Pinout

Strona 48

User Manual SMT942 Last Edited: 23/08/2011 17:25:00 7 Support Packages

Strona 49 - 4.2 Location on the board

User Manual SMT942 Last Edited: 23/08/2011 17:25:00 8 Physical Properties Dimensions Weight Supply Voltages Supply Current +12V +5V +3.

Strona 50 - 5 Footprint

User Manual SMT942 Page 54 of 55 Last Edited: 23/08/2011 17:25:00 9 Safety This module presents no hazard to the user when in normal use.

Strona 51 - 6 Pinout

User Manual SMT942 Last Edited: 23/08/2011 17:25:00 10 EMC This module is designed to operate from within an enclosed host system, which is build

Strona 52 - 7 Support Packages

User Manual SMT942 Page 6 of 55 Last Edited: 23/08/2011 17:25:00 Table of Figures SLB Base Module (In this case SMT351T)SMT942 (SLB Mezzanine Module

Strona 53 - 8 Physical Properties

User Manual SMT942 Page 7 of 55 Last Edited: 23/08/2011 17:25:00 Introduction The SMT942 is a single width expansion TIM that plugs onto an SL

Strona 54 - 9 Safety

User Manual SMT942 Last Edited: 23/08/2011 17:25:00 1 Related Documents 1.1 Referenced Documents DAC datasheet: Texas Instrument DAC5688. Clock

Strona 55

User Manual SMT942 Last Edited: 23/08/2011 17:25:00 2 Acronyms, Abbreviations and Definitions 2.1 Acronyms and Abbreviations 2.2 Definitions

Komentarze do niniejszej Instrukcji

Brak uwag